We have used a step/edge techniquel) to fabricate silicon MOSFETs with gate lengths as small as 7.7 nrn.
an insulator for a second Al gate overlaying the device. This gate is used to provide inversion layer extensions for the source and drain contacts.
The gate region was made by first forming a 100 nrn thermal oxide and then producing a vertical step by a reactive-ion-etching (RIE) process. The oxide under the short gate was regrown to thicknesses of 22.8 nm and 10. 4 nm on diferent wafers. The source and drain implantations were lithographically patterned to be between 1 plm and 8 pm apart for different devices. The short Al gate was deposited at a grazing angle of incidence. This left Al island films on the surface of the oxide. These films were plasma oxidized to forrn a non-conducting AlzOs film.
The devices were mounted and cooled to low temperatures. A large positive voltage was applied to the upper gate in order to induce the source/drain extension inversion layer contacts. Conductance A detailed calculation of the quantum mechanical transmission of the source-channel-drain sandwich structure2) is in good agreement with the data. Some peaks are not seen because the potential discontinuities at the device boundaries are small {or certain bias conditions. Fig. 1 . Fig. 7 shows the gate voltage dependence of the lateral tunneling at 0.45I{. Extremely large (3 orders of rnagnitude) reproducible structure is observed in the direct tunneling curves. The most likely explanation oI this is resonant tunneling via single electronic states in the barrier3). 
